Ministry of Higher Education and Scientific Research University of Larbi Ben M'Hidi, Oum El Bouaghi Faculty of Exact Sciences and Natural and Life Sciences Department of Mathematics and Computer Science

Computer Structure 2

Presented by: Dr. NASRI/A nasri.ahlem1988@gmail.com nasri.ahlem@univ-oeb.dz

2023-2024

Target audience

Prerequisite

Assessment method

1st year mathematics student + 1st year Common core Mathematics and computer science students .

Students must have basic computer skills.

Assessment method: Exam (60%), Continuous assessment (40%)



Chapter 0: General Introduction



Chapter 0: General Introduction





Chapter 1: Combinatorial logic



Design of a CC \rightarrow A combinational circuit is a circuit that generates output solely based on the current input values, without any consideration for previous inputs or the circuit's state.



Study of common CC

Other Examples

What is the difference between Analysis and Synthesis of a logical circuit?



The design or the Synthesis of a combinational circuit follow the following steps:

- → Establish the truth table for each of the functions involved in the problem to be addressed and Establish the logical equations.
- → Simplify the equations for each of the logical functions (Karnaugh tables or algebraically)
- → Implement the logic circuit.

Combinatorial circuits Design of a CC Study of common CC Other Examples

Combinational Circuit



Arithmetic operators

→ Half adder:

The task is to synthesize an addition circuit for two numbers, A and B, each represented by n bits.

Design of a CC

This circuit should **take 2n input variables** (corresponding to the n-bit representations of numbers A and B) and produce **n+1 output bits** representing **the sum (S)** and a single bit indicating the final coarry of the calculation. S=A+B





→ Half adder:



→ Full adder:

A full adder typically has three input bits: A, B and an incoming carry (C_{i-n}) , and two output bits: the sum (S) and a carry-out (C).





Other Examples

Design of a CC

Study of common C

→ Full adder:



→ Half subtractor:

The task is to synthesize an subtractor circuit for two numbers, A and B, each represented by n bits.

Design of a CC

This circuit is capable of subtracting one bit from another. Therefore, it outputs their difference (D) and the carry (C).



Other Examples

Study of common C

→ Half subtractor:



→ Full subtractor :

A full subtractor has three input bits: A_i , B_i and a carry (C_{i-n}) of the previous step, and generates: the difference (D) and a carry-out of the corresponding step(C).



Design of a CC

Study of common C

→ Full subtractor:



Exercice:

Design a parity generator circuit: A parity generator is defined as a logical circuit that ensures the number of '1' bits on a bus is always even.

Assuming a bus consists of 4 lines (A, B, C, and D), the parity generator introduces a 5th line named 'P,' whose logical state is configured to ensure an even number of '1' bits on this bus.

It is worth noting that a bus is a collection of wires, each carrying a single bit of information.

Combinatorial circuits Design of a CC Study of common CC

Other Examples



Combinatorial circuits

m14

m15

1110

0

Design of a CC

Study of common CC

Other Examples



Design of a CC

Study of common CC





→ Encoders:

An encoder, or coder, is a combinational circuit with 2^n inputs and n outputs.

Only a single input is active at a time, and the binary code equivalent to the number of this active input is delivered on the n outputs.

This circuit translates the rank of the active input into a binary code at the output.

It should be noted that in this type of circuit, only one input is set to 1 while the others are 0. This is known as the 'one-hot' input format.

Example of use: calculator, remote, keyboard ...etc.

→ Encoders:



→ Encoders: Exemple:



| I | I ₁ | I ₂ | I ₃ | 0, | 0, |
|---|----------------|----------------|----------------|----|----|
| 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 1 | 1 |



$$O_0 = 1$$
 IF (I₂=1) OR (I₃=1) => $O_0 = I_2 + I_3$
 $O_1 = 1$ IF (I₁=1) OR (I₃=1) => $O_1 = I_1 + I_3$

➔ Priority encoders



Priority encoders:

A priority encoder is a combinational circuit that accepts multiple input lines and produces a binary code at its output corresponding to the highest-priority active input.

In other words, it encodes the highest-priority active input into binary code.

So

Priority encoders \rightarrow 0_0 SI e, eo e3 e1 X X X X X x

Priority encoders

| $I_{3}I_{2}$ | 00 | 01 | 11 | 10 |
|--------------|----|----|----|----|
| 00 | 0 | 0 | 1 | 1 |
| 01 | 0 | 0 | 0 | 0 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 1 | (1 | |

| I, I, | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| 00 | 0 | 0 | 0 | 0 |
| 01 | 1 | 1 | 1 | 1 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 1 | 1 | 1 |

 $\mathbf{O}_0 = \mathbf{I}_3 + \overline{\mathbf{I}}_2 \mathbf{I}_1$

 $\mathbf{O}_1 = \mathbf{I}_3 + \mathbf{I}_2$

➔ Priority encoders:



→ Decoders:

A decoder is a combinational circuit that converts binary information from an input code to a set of output lines.

The number of output lines is M such as $M \le n$, where n is the number of input lines with 2^n possible combination. (typically $M = 2^n$).



➔ Decoders:

Example: Decoder 4x2 (1 of 4 decoder)



→ Decoders:

Example: Decoder 4x2 (1 of 4 decoder)

| V | E ₁ | E ₀ | S ₃ | S ₂ | S ₁ | S ₀ |
|---|----------------|----------------|----------------|----------------|----------------|----------------|
| 0 | X | X | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 |

$$\mathbf{S}_0 = \mathbf{V}(\overline{E}_1 \overline{E}_0) ; \mathbf{S}_1 = \overline{V}(\overline{E}_1 E_0) ; \mathbf{S}_2 = V(E_1 \overline{E}_0) ; \mathbf{S}_3 = \mathbf{V}(E_1 E_0)$$

→ Decoders:

Example: Decoder 4x2 (1 of 4 decoder)

$$S_0 = V(\overline{E}_1\overline{E}_0)$$
; $S_1 = \overline{V}(\overline{E}_1E_0)$; $S_2 = V(E_1\overline{E}_0)$; $S_3 = V(E_1E_0)$



➔ Decoders:

Example: Decoder 4x2 (1 of 4 decoder)

NB: A decoder can be used in two ways, where the output can represent the function:

- Code converter: For each input code, there is a corresponding output code. For example: binary-to-octal, binary-to-decimal decoders, ... etc.
- Output selector: Only one output among the available **m** outputs is activated at a time based on the binary value presented at the input.

Other Examples

Exercise : Implement a full adder logical circuit utilizing decoders.

Objective:



Combinational circuits Design of a CC Study of common CC Other Examples

- Why two decoders?
- According to the truth table: $S=\sum(1,2,4,7)$ and $R_{out}=\sum(3,5,6,7)$
- How to choose the decoder?

→ Transcoders:

An Transcoder is a combinational circuit which convert a code X (with k bits inputs) to another code Y (with P bits outputs). k and p are are independent.

Code X
$$/$$
 TCD $/$ Code Y

→ Transcoders:

Example: Binary to Gray Transcoder in 2 bits

| Bin | nary | Gr | ay |
|-----------------------|----------------|----------------|----------------|
| B ₁ | B ₀ | G ₁ | G ₀ |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 |



$$\mathbf{G}_1 = \mathbf{B}_1; \quad \mathbf{G}_0 = \mathbf{B}_1 \oplus \mathbf{B}_0$$

switch operators : the multiplexer (switching) is a device which allows information to be transmitted on a single line from several sources or at a distance from several targets.



→ Multiplexer (Mux): this circuit selects one input from N and transmits the information carried by this line to a single output channel S.

switch operators : the multiplexer (switching) is a device which allows information to be transmitted on a single line from several sources or at a distance from several targets.

→ Multiplexer (Mux): this circuit selects one input from N and transmits the information carried by this line to a single output channel S.
Example: Mux 4x1 => 4 inputs lignes





switch operators : Example: Mux 4x1 => 4 inputs lignes $\mathbf{S} = \overline{E} \overline{A} \cdot \overline{B} \cdot E_0 + \overline{E} \cdot A \cdot B \cdot E_1 + \overline{E} \cdot A \cdot \overline{B} \cdot E_2 + \overline{E} \cdot A \cdot B \cdot E_3$



switch operators : the multiplexer (switching) is a device which allows information to be transmitted on a single line from several sources or at a distance from several targets.

DeMultiplexer (DeMux): A demultiplexer is a combinational circuit with one input and N outputs and witch match the input with only one output.
 To be able to select this output we also need addressing lines: the code carried by these lines identifies the output lines to use.

Example: DeMux 1x4



switch operators : the multiplexer (switching) is a device which allows information to be transmitted on a single line from several sources or at a distance from several targets.

Example: DeMux 1x4

| Α | B | E | Y ₀ | Y ₁ | Y ₂ | Y ₃ | |
|---|---|---|----------------|----------------|----------------|----------------|---|
| x | X | 1 | 0 | 0 | 0 | 0 | |
| 0 | 0 | 0 | D | 0 | 0 | 0 | $Y_0 = \overline{A}\overline{B}\overline{E}D$ |
| 0 | 1 | 0 | 0 | D | 0 | 0 | $Y_1 = \overline{A}B\overline{E}D$ |
| 1 | 0 | 0 | 0 | 0 | D | 0 | $Y_2 = A\overline{B}\overline{E}D$ |
| 1 | 1 | 0 | 0 | 0 | 0 | D | $Y_3 = AB\overline{E}D$ |

switch operators : the multiplexer (switching) is a device which allows information to be transmitted on a single line from several sources or at a distance from several targets.Example: DeMux 1x4



comparison operators : the comparator is an operator capable of detecting equality and comparing two numbers.

Example: 1 bit comparator



comparison operators : the comparator is an operator capable of detecting equality and comparing two numbers.

Example: 1 bit comparator

| Α | В | E | Ι | S |
|---|---|---|---|---|
| 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 |

$$E = \overline{AB} + AB = \overline{A \oplus B}$$
$$I = \overline{AB}$$
$$S = A\overline{B}$$

comparison operators : the comparator is an operator capable of detecting equality and comparing two numbers.

Example: 1 bit comparator



Exercise:

- A hot beverage dispenser is designed to serve **coffee** or **Tea**, with or without **Milk**, or just **Milk alone**. Here's how it operates:
- There are three buttons: one for coffee (B1), one for tea (B2), and one for milk (B3).
- To get a drink without milk, simply press the corresponding button.
- If you want your drink with milk, press both the button for your chosen drink and the milk button simultaneously.
- Additionally, the dispenser only works if a 50-dinar coin has been inserted into the coin slot (P).
- If there's an incorrect operation after inserting the coin (e.g., pressing both coffee and tea buttons simultaneously), the coin will be returned (R).
- Since milk is provided free of charge, the coin will also be returned if only milk is chosen.

Design of a CC

Exercise:

- Construct the truth table
- simplify using Karnaugh maps, then deduce the simplified logical expressions for R: coin return,
- C: coffee distribution,
- T: tea distribution,
- L: milk distribution.

- A hot beverage dispenser B1 B2 B3 P R P I insert 50-dinar coin
- Establish the logic diagram of the dispenser using NAND gates.

Design of a CC

Study of common CC

| Р | B1 | B2 | B3 | С | Τ | L | R |
|---|-----------|-----------|-----------|---|---|---|---|
| 0 | X | X | X | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |





Study of common CC

$$C = PB_1\overline{B_2}$$



$$T = P\overline{B}_{1}B_{2}$$
$$L = P\overline{B}_{2}B_{3} + P\overline{B}_{1}B_{3}$$
$$R = P\overline{B}_{1}\overline{B}_{2} + PB_{1}B_{2}$$

Study of common CC

$$\overline{\overline{C}} = \overline{\overline{PB_1B_2}} \qquad \overline{\overline{T}} = \overline{\overline{PB_1B_2}}$$
$$\overline{\overline{L}} = \overline{\overline{PB_2B_3} + \overline{PB_1B_3}} = \overline{\overline{PB_2B_3} \cdot \overline{PB_1B_3}}$$
$$\overline{\overline{R}} = \overline{\overline{PB_1B_2} + \overline{PB_1B_2}} = \overline{\overline{PB_1B_2} \cdot \overline{PB_1B_2}}$$